登入
xilinx [ NSTD-1] DRC [UCIO-1] [RTSTAT-1] Vivado
03-25
學習筆記 orcad Cadence DRC
Cadence 電路圖 Allegero DRC
Cadence allego 原理圖 bom DRC
Cadence Allegro 16.6 DRC
12-19
![vivado怎麼解決Unconstrained Logical Port [DRC NSTD-1] [DRC UCIO-1]錯誤[圖]](data:image/gif;base64,R0lGODlhAQABAIAAAP///wAAACwAAAAAAQABAAACAkQBADs=)
