登录
xilinx [ NSTD-1] DRC [UCIO-1] [RTSTAT-1] Vivado
03-25
学习笔记 orcad Cadence DRC
Cadence 电路图 Allegero DRC
Cadence allego 原理图 bom DRC
Cadence Allegro 16.6 DRC
12-19
![vivado怎么解决Unconstrained Logical Port [DRC NSTD-1] [DRC UCIO-1]错误[图]](data:image/gif;base64,R0lGODlhAQABAIAAAP///wAAACwAAAAAAQABAAACAkQBADs=)
